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Abstract 
This paper describes high-voltage CMOS buffer archi- 
tecture that uses low-voltage transistors. The voltage ca- 
pability of presented architecture is nearly three times 
larger than the voltage capability of used MOSFET's. 
This buffer topology could be used to provide 3.3V com- 
patibility of 1.2V and 1.5V digital ICs implemented in 
standard CMOS technology. A 7V circuit-prototype was 
fabricated in 0.25pm 2.5V CMOS technology. Performed 
measurements demonstrate stress-free operation in both 
active and high-impedance mode. 
Introduction 
As CMOS technology scales below 0.2pm, allowed sup- 
pIy voltages become significantly lower than previous 3.3V 
and 5V standards [l]. Because of economic reasons, sys- 
tems usually use chips spanning several technology gener- 
at.ions. As a result, a 3.3V IC might need to interface with 
another IC designed to operate from lower supply voltage 
(such as 1.5V). This scenario presents a serious problem: 
The buffer circuits of the 1.5V IC neither can provide nor 
snstain [when in  high-impedance state) a 3.3V drive. 
One could solve the above problem in two ways. The 
first approach is to  use "dual-supply'' technology. Kow- 
ever, the use of technology that has two types of transistors' 
such as 1.5V(low-voltage) and 3.3V (high-voltage) devices, 
increases production cost2. 
The second approach is to develop buffer architectures 
that have high-voltage capabilities and use only low-voltage 
transistors. Reported to date high-volta&-&ufSers with 
low-voltuge transistors (HVBILVT) can be classified into 
two basic groups: 1) circuits with both high-voltage toler- 
ance and high-voltage drive; 2) circuits with high-voltage 
tolerance and low-voltage drive. The conceptual schemat- 
ics of these two types of HVB/LVT's are shown in Fig. 1. 
The pad driver in Fig. l(a) consists of n-channel and p- 
channel cascode stacks. The cascodes allow output to  tra- 
verse between 0 and Vhzgh while the liyS's and Vgd's of 
all four transistors remain lower than l/ZVhigh [2]. Thiis, 
the voltage capability of Fig. I(a) pad driver is two times 
larger than the voltage capability of used MOSFET's. For 
'Marly sub-0.2fi.m technologies are "dual-supply" technologies 
2This increase could be as much as 20%. 
16) 
Figure 1: Conceptual schematics of high-voltage tristate-capable 
output buffers: (a) with 2X drive and 2 X  tolerance; (b) with 
"regular"( 1X) drive and 2X tolerance; 
proper operation the cascode pad driver requires two in- 
phase input signals. Both signals must have low-voltage 
(1/2Vhigh) swing. These signals are provided through two 
"regular" inverter chains and are generated by the. level- 
shifter circuit. The level-shifter takes a 0-to- 1/2Vhigh in- 
put and produces signal that swings between 1/2Vhigh and 
Vhigh. Naturally, the level-shifter must be implemented in 
such a way that none of its transistors experiences voltage 
overstress. 
Unlike previously discussed HVB/LVT the circuit shown 
in Fig. l(b) is biased from the lower supply voltage. As a 
result its output drive is only O-to-l/PVhi,h . The struc- 
ture however allows pad voltage to exceed supply (when 
the buffer is in tristate mode), i.e. the circuit has high- 
voltage tolerance (= Vh+). Three problems have been 
eliminated to achieve this 2 X  tolerance [3]:  1) Vag over- 
stress of n-channel transistor; 2) conduction, of p-channel 
transistor; 3) forward biasing of the drain-bulk pn junc- 
t i" of p-chan7ieI transistor. The first problem is resolved 
by using an n-channel cascode, while the second and the 
third are eliminated by using dynamic gate and bulk bias- 
ing (conceptually illustrated using two pairs of switches). 
Recently, two HVB/LVT's with beyond-2X voltage ca- 
pabilities have been reported. Clark [4] has developed 
circuit with 3.3V drive and 5V tolerance using 2V transis- 
tors, while Singh and Salem [5]  have extended the stress- 
free range of a cascode stack beyond supply a.nd ground 
with approximately one threshold voltage. Both circuits 
use dynamic gate biasing . 
In the next two Sections we will describe an HVB/LVT 
that has a stress-free range of nearly 3 X .  Its high-voltage 
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is achieved by means of suitable dynamic gate 
biasing. 
High-Voltage Pad Driver 
The conceptual schematic of pad driver having stress-free 
range of 3 S  is shown in Fig. 2(a) .  In this citcuit the pad 
voltage controls S I  and ,572 switches3 which provide dy- 
namic gate biasing for the triple cascode. None of the used 
six transistors will experience V,, or Tidg voltage overstress 
if the following conditions are satisfied: 
Turns ON/OFF Stsays ON 
s1 1/3Vhigh < Vpad < 2/3vhiyh Vpnd < 1/36~iyh 
SO 1/3Vhigh < Vpnd < 2/3vhigh v p n d  > 2/3Vhigh 
The fact that SI must be ON when its control voltage (i.e. 
Vpnd) is lower than the switch terminal voltages suggests 
that SI should be implemented using p-channel transistor. 
S2 on the other hand should be implemented using 11- 
channel transistor because it must be ON when its control 
voltage is higher than its terminal voltages. 
The gates of both switch transistors should be con- 
trolled by Vpad, but they can not be directly connected 
to the pad node4. For stress-free operation the gate volt- 
age of psl must follow V p a d  but it should never exceed 
2/3Vhigl,. Similarly, the gate voltage of n S 2  must fol- 
low Vpad but it should never go below 1/3Vhigh. When 
Fig. 2(a) pad driver is in tristate mode, nodes “1” and 
“2” have the required voltage excursions5. 
The above observations lead to Fig. 2(b) pad driver. 
The circuit was simulated using models for Lucent’s 0.25pm 
2.5V technology and Vhish of 7 . 5 v .  It was placed in tris- 
tate modo (i.e. both nl and p l  - OFF) and the pad volt- 
age was varied between 0 and 7.5V. As expected, the 
gate-source and gate-drain voltages of all eight transistors 
remain bounded to h2.5V. Unfortunately, in active mode 
VI is not only function of Vout (i.e. V p a d )  but it is also 
function of the gate voltage of transistor n1 (i.e. Vgnl ) .  
Similarly, V 2  is function of both Vpad and VgP1. As a re- 
sult, immediately after each input transition both p s ~  and 
n ~ z  are ON and conducting large ”shot-trough’’ current. 
More importantly, during the same time the gate oxides of 
both 713 and p3 are subjected to voltage overstress. This 
problem is eliminated in the circuit of Fig. 2(c). Here, 
the triple cascode is split into two separate circuits, one of 
them is always operated in tristate and the switching tran- 
sistors are shared. The controls for the switching transis- 
tors are derived from the ”always-tristate” circuit. Switch 
transistors psl  and nsa-respond only to changes in Vpad 
and provide dynamic protection for transistors n 3 ~  and 
p 3 A .  However, since the drain and gate nodes of these two 
3S1 and S2 must not be ON a t  the same time. 
4Direct connection would result in voltage overstress of switch 
transistors. 
5V1 follows Vpad  down to ground, but it would not increase much 
beyond 2/3vhz9), - Vt,. V2 on the other hand follows Vpad to supply 
rail but it would not decrease significantly below 1/3vhZgh + Vtp. 
(d )  (e )  
Figure 2 :  Evolution of 3 X  pad driver: a) conceptual schematic. 0) 
implementation that works well in tristate mode but fails in active 
mode. c) implementation that works well both in tristate and active 
modes. d )  reduced topology. e) topology where the DS overstress of 
transistors 7 ~ 3 ~  and p 3 ~  has been eliminated. 
transistors are coupled respectively to the gate and drain 
nodes of 7 1 3 8  and p3B the switches also provide protection 
for n 3 ~  and p 3 B .  Eliminating the ”unused” R I A ,  n 2 ~ ,  p l ~  
and p 2 ~  we obtain the HVB/LVT shown in Fig. 2(d) 
The gate-source (GS) and gate-drain (GD) voltages of 
all ten transistors are always limited to f1/3Vhigh . Un- 
fortunately, drain-source (DS) voltages of transistors TQA, 
p 3 A ,  n3B and p3B exceeds 1/3Vhigh (by a t  least one thresh- 
old voltage). 
To keep v d s  of 7 2 3 ~  5 1/3vhigh we have to pull node 
“1A” up to 2/3Vhiyh. This is accomplished in Fig. 2(e) via 
transistor nup. Similarly, to keep Vds  of n 3 ~  5 1/3Vhigh 
we have to pull node “2A” down to 1/3Vhigh which is 
accomplished via transistor P d o u n .  Note that when ac- 
tivated 7 1 , ~  does not connect ‘u” directly to 2/3Vhigh. 
Instead, it connects it to node “G” which for high pad 
voltages acquire desired 2/3Vhigh value. Similarly, node 
“2A” is brought down to 1/3Vhigh via node “G”, i.e. in- 
directly. This is intentionally done in order to guarantee 
that transistors nUp and pdomn are not stressed. 
The final problem that needs to be addressed is the 
drain-source overstress of transistors n 3 ~  and p3B.  w e  
will briefly discuss what causes the drain-source overstress 
of transistor n38 and we will provide circuit solution to 
this problem6. 
When the pad voltage equals Vhigh the drain-source 
‘The p 3 ~  case is analogous and will not be discussed here. 
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3: Evolution of 3X pad driver with no DS overstress of 
transistors n 3 B  and p 3 B .  
voltages of transistors n 2 ~  and 7 2 3 8  (see Fig. 3(a)) are: 
VDSn2B = 1/3Vhigh + ( V G ' S ~ ~ B  - V G S ~ ~ R )  and V D S ~ ~ B  = 
1/3Vhi,h + VGSn3B respectively. Immediately after in- 
put transition both V G . ~ ~ ~ B  and V G S ~ ~ ~ B  increase so that 
cascode transistors coiild carry the current conducted by 
nlB. These changes would alter VDS,~ZB and V D S ~ , ~ B .  
According to the first equation, the change in V D S ~ ~ B  
can be kept low (t,hus V D S ~ ~ B  could be kept approxi- 
rnat,ely constant, and equal to 1/3Vhzgh) by making n 2 B  
and n.38 identical in size. The second equation reveals 
that r i 3 ~  would experience an overstress of VGSn3B . This 
overstress could be prevented by connecting an additional 
cascode transistor as shown in Fig. 3(b). With n 4 ~  in 
place, drain-source voltage of n3B becomes V D S ~ ~ B  = 
1/3Vhi,tl + (VGSn3B - V G S ~ ~ B ) .  This drain-source voltage 
can now be kept nearly constant and equal to 1/3Vhigh by 
simply making ndBand n3g identical in size. This drain- 
source overstress protection requires gate of n 4 ~  to have 
potential of vhtyh  whenever the pad node has potential 
V h i y h .  The gate potential of transistor 7 1 4 8  should how- 
ever be lowered to  1/3Vhigh as pad node traverses toward 
ground, i.e. ~ 1 4 ~ requires Q Vhigh - to - 1/3Vhigh dynamic 
gate biasing. Such biasing is readily available - node "2,4" 
in Fig. 2(e) circuit. 
Similarly, the drain-source overstress of p38 is elimi- 
nated by the addition of p * ~  cascode transistor. As shown 
in Fig. 3(c) required dynamic biasing (0 - to - 2/3Vhiyh) 
is obtained by directly connecting the gat,e of transistor 
pqg to node "1A". 
The Level-Shifter Circuit 
Level-shifter consists of two inverters and an RS latrh 
(see Fig. 4(a)). Each inverter is comprised of input tran- 
sistor ( n t n ~  & n z n ~ ) ,  a cascode stack (the n , ' ~ )  and load 
transistor ( ~ L A  & R L B ) .  Cascode transistors provide over- 
stress protection for the input devices. For effective over- 
stress protection all devices must have the same size. With 
Figure 4: High-voltage level-shifter using impulse-driven KS latch: 
(a) conceptual schematic; (b) an implementation based upon a "one- 
shot" circuit,; 
equally sized input and load transistors, Fig. 4(a) inverter 
structures exhibit gain of near-unity for large signals. In- 
verter gain is on first order insensitive to  process and 
temperature variations. Fig. 4(a) level-shifter architecture 
however dissipates (static) power. 
The static powcr dissipation could be reduced if the two 
inverters are impulse driven. To minimize static powcr 
consumption we have to minimize input pulse duration7. 
If t,he two inverter structure are pulse driven both invertw 
outputs will be "high" most of the time. In order to  be 
able to  retain its state, the latch must be implemented 
using N A N D  gates (as opposed to N O R  ghtes). 
Schematic of the complete level-shifter circuit is shown 
in Fig. 4(b). Desired impulse drive is realized using a 
"one-shot," circuit. This circuit employs three MOS in- 
verters, two N A N D  gates and a NAND-based RS latch 
(RS2). Transistors n i n ~ ,  n i n ~ ,  R , ~ A  and n , 1 ~  are also 
part of the one-shot circuit'. Pulse is produced at the 
gate of transistor n i n ~  ( R ~ ~ B )  whenever there is positive 
(negative) input transition. The  duration of the produced 
pulse is approximately equal to TMOS + T ~ ~ ~ / ~ ~ ~ , + T R S ;  
where TMOS is the delay of the MOS inverter, T ~ , ~ / ~ ~ ,  is 
the delay of the nin - n,l inverter and TRS is the switching 
delay of the used RS latch. As long as RS1 and RS2 arc 
equally loaded arid present minor loading t o  their corre- 
sponding driving circuits, the duration of the generated 
driving pulses would be sufficient, to  guarantee switching 
of latch RS1. 
Experimental Results 
Tristate-capable 7V output buffer (see Fig. 5) was fab- 
ricated with Lucent's 0.25pm 2.5V CMOS process. The 
circuit was dcsigned to drive lOpF of load capacitance at, 
200MHz.  Pad driver transistor sizes (all in pm) are as 
7Pulse tlurabion however should be sufiiciently large so that RS 
*The two-transistor structures n , , ~  - 7 L ~ l . 4  and n,,,B can 
latch could change its state. 
be viewed as inverters. 
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Figure 5: Schematic of complete 7V/2.5V CMOS output buffer. 
W A ,  nup 3710.24 p3Ar Pdown 7410.28 
The circuit was tested extensively. Twenty three packaged 
parts (out of 25 tested) were functional. On-wafer prob- 
ing was also performed successfully. To verify high-voltage 
capability, internal nodes ( IA ,  2A and G) had to be mea- 
sured while the buffer was being operated in "package- 
like en~i ronment"~ .  The obtained waveforms were then 
compared to output (pad) waveform. The potential dif- 
ferences L t -Via, V,,t - Vza and LblL1 - Vc are indicative of 
presence/absence of GS-GD voltage overstress. These dif- 
ferences indeed remain bounded to approximately It2.5V 
(see Fig. 6 and Fig. 7). 
ns2 740/0.24 I PSl 1300/0.28 
Conclusion 
We have presented high-voltage output buffer. The volt- 
age drive and tolerance of the developed circuit is nearly 
three times larger than that of used MOS devices. The 
circuit has been experimentally verified in 0.25pm 2.5V 
CMOS process, but it can be used in any other CMOS pro- 
cess. The use of proposed architecture entails performance- 
cost tradeofflo. 
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Figure 6: Developed 7V/2.5V output buffer in active mode: Mea- 
sured waveforms. All figures: 5nsldev and 2V/dev (100mV/dev 
with 20 : 1 probes). 
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Figure 7: Developed 7V/2.5V output buffer in tristate mode: Mea- 
sured waveforms. All figures: 5nsldev and 2V/dev (100mVldev 
with 20 : 1 probes). 
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